The high field transport regime of single gate (SG) SOI MOSFETs has been the subject of an in-depth characterization. To study this, we have used a Monte Carlo simulator where all the major features involved in the description of the transport of state-of-the-art SOI devices are taken into account: quantization, non-parabolic band structure, phonon and surface roughness scattering. It has been shown that the behaviour of stationary electron velocity curves versus the longitudinal electric field is different to what we found in standard bulk devices. Particularly, it is very interesting that different saturation velocity values show up in the simulations. We found different curves corresponding to different effective fields when both phonon and surface roughness scattering mechanisms are taken into consideration. In addition, it was observed that the electron velocity obtained was dependent on the silicon layer thickness even when the same effective field was taken into account. Clear dependence of the saturation velocity has also been depicted in the delta parameter (representing the abrupt variations of the oxide-semiconductor surface) used in the surface roughness scattering model. Finally, we have performed simulations on double gate (DG) MOSFETs and observed different saturation velocities when we change the thickness of the intrinsic silicon slab.
Introduction
Ultra-thin SOI transistors are an attractive option for the sub-35-nm CMOS era because of the improvement of short channel effects, speed and subthreshold swing. In the context of aggressive reduction of the dimensions of the devices that is taking place in IC industry nowadays, the SOI thickness should be 3-4 times smaller than the channel length and therefore stands as a critical parameter of the integration [1] .
Critical parameters such as mobility have been measured and physically characterized to assess the future possibilities of this technology [2, 3] . Nevertheless other parameters such as the saturation velocity have not been taken into consideration with the same scrutiny, although this is also an essential parameter to study and model in order to characterize the behaviour of deep submicron channel length SOI devices, which are the building blocks of highly integrated digital circuits.
The saturation velocity is a key parameter in most of the well-known MOSFET models (level 3, EKV, BSIMs etc) [4, 5] . The velocity increase at high longitudinal fields is modelled by using the saturation velocity in expressions such us the one introduced by Thornber [6] . In addition, the onset of the saturation operation region in deep submicron devices is known to be produced when carriers reach the saturation velocity in the region close to the drain [7] .
In this paper we perform an in-depth characterization of the steady-state transport regime in SGSOI devices, focusing on the consequences of the quantization found for different silicon layer thicknesses and the role played by phonon and surface roughness mechanisms. In particular the effects of the roughness of the oxide-semiconductor interface have been highlighted. Finally, we present some results for symmetric double gate (DG) SOI MOSFETs. These results are particularly interesting since the subbands distribution in DGSOI MOSFETs is very different to SGSOI MOSFETs, mostly in symmetrical DGSOI MOSFETs, which is the case here. The comparison of the data obtained for these two devices will allow us to shed light in some of the features of the high field steady-state transport regime studied here. The data obtained in this study allow us to characterize the saturation velocity behaviour and its dependence on the effective electric field, the silicon layer thickness and the roughness of the silicon oxide interface.
Interest in understanding the behaviour of the saturation velocity is twofold. On one hand, the use of physically based compact models in circuit simulators and mobility models in drift diffusion device simulators makes clear the need for an accurate description of this parameter. In this physically based context, the use of the saturation velocity as a fitting parameter is not reasonable. On the other hand, the reduction of device channel lengths makes the transport of carriers along the channel almost ballistic and therefore the interest in the saturation velocity decreases in exchange for the interest in characterizing velocity overshoot effects; however, it is important to highlight here that velocity overshoot effects are linked to the longitudinal electric field gradient [8, 9] . It could be feasible, for a particular device and bias, that this gradient was not high enough to trigger velocity overshoot effects and consequently the electron velocity along the channel would not exceed the theoretical maximum velocity (the saturation velocity) under steady-state transport regime. In these cases, the characterization of the saturation velocity will be a useful tool to study and understand the high field transport regime of SOI MOSFETs.
Numerical simulation
The devices we have studied consist of a 1 0 0 Silicon film sandwiched between two oxide layers. The gateoxide thickness was taken as 1 nm, while the buried oxide was considered to be 80 nm thick. A silicon substrate was assumed under the buried oxide. An n + -poly gate was employed. To accurately evaluate the electron distribution in the structure for a given voltage applied between the gate and the substrate, we must self-consistently solve Schroedinger's and Poisson's equations [10] . To solve Poisson's equation we have considered a non-uniform adaptive mesh, employing an iterative Newton scheme. The actual band bending through the whole structure and the finite height of the barrier at the SiSiO 2 interfaces have been considered. A simple non-parabolic band model for the silicon has been taken into account. The electron effective masses are assumed to be those obtained for the silicon bulk [10] .
To study the electron velocity behaviour in ultra-thin single-gate and double-gate SOI inversion layers, we have used a one-electron Monte Carlo simulator [2, 10] since the Monte Carlo method allows a more rigorous description of device physics than models based on the solution of fundamental balance equations. Phonon and surface roughness have been taken into account in this work. For the phonon scattering, we have considered acoustic deformation-potential scattering and intervalley phonon events, both between equivalent and nonequivalent valleys. The coupling constants for the intervalley phonons were the same as in the bulk silicon inversion layers. For acoustic phonons, the coupling constant has been modified (increased) with respect to bulk silicon: we have adjusted this constant to make our simulator reproduce experimental mobility curves for a broad family of SOI devices [11] . The need for the increase of this constant is linked to the confinement and quantization of acoustic phonons due to the reduced dimensions of the silicon slab where the conduction takes place [11] . In our simulation the electron energy has been limited to 0.5 eV, since for higher electron energies the results obtained by the simulation are not likely to be very accurate, as a detailed band structure was not used. Accordingly, the silicon band gap is set to 1.12 eV at room temperature, and therefore this sets the energy threshold for the impact ionization process; impact ionization, however, has not been included.
The surface roughness model used here includes both the effects of the gate and buried oxide interfaces [12] . The model used reproduces the results of previous well-established models [13, 14] and allows us to account for the buried oxide surface roughness.
The accuracy of the simulator and the models used in this work has been checked by reproducing experimental result of state-of-the-art SOI MOSFETs as is reported in [11] .
Results and discussion
We made use of the Monte Carlo simulator described in the previous section to study both SGSOI and DGSOI MOSFETs. All the simulations were performed at room temperature and the silicon layers considered were swept from 2 to 8 nm thick.
SGSOI MOSFETs
The technological parameters of the SGSOI MOSFETs used are the following: front oxide thickness, T ox = 1 nm; buried oxide thickness, T box = 80 nm; and silicon layer doping, N A = 10 16 cm −3 .
Dependence on the effective field.
Several steady-state electron velocity curves versus longitudinal electric field for different effective fields have been obtained for a device of T Si = 2 nm, where T Si represents the silicon layer thickness (figure 1). It can be seen that all the curves merge when only phonon scattering mechanisms are taken into account; even the velocity values at the higher longitudinal electric fields (the saturation velocities) are similar for all the effective fields considered. This behaviour is similar to what we obtained for conventional silicon bulk and close to what was calculated for bulk strained-silicon transistors (in this case, saturation velocities did not show dependencies on the germanium mole fraction [15] ). However, when surface roughness scattering mechanisms (see the new surface roughness scattering model developed for SOI devices in [12] ) are turned on, the velocity curves show a strong dependence on the effective field. It can be observed that the higher the effective field, the lower the velocity curve and also the lower the saturation velocity. This fact is linked to the particular subband, and consequently charge, distribution that is found in SOI devices. 
Dependence on the silicon layer thickness.
For an in-depth study of the steady-state high field transport regime, we have simulated devices with silicon layer thicknesses in the 2-8 nm interval. We have plotted the electron velocity and the primed subbands population (PSP) calculated taking into account only phonon scattering mechanisms for an effective field E EFF = 7.4 × 10 5 V cm −1 ( figure 2 ). In the low field transport regime, the population of the subbands coincides with the population that is obtained by self-consistently solving Schroedinger's and Poisson's equations. Nevertheless, as the longitudinal field is increased and the electron energy rises, this particular electron distribution in the subbands no longer holds. The evolution of the fraction of the total electron population that can be found in primed subbands has been sketched in figure 2(b) . The higher the longitudinal field, the higher the electron energy, and consequently the higher the population in upper subbands (this fact increases the population of primed subbands, which are known to have higher potential energies and higher conduction effective masses for the transport parallel to the channel than non-primed subbands). The increase of PSP as the longitudinal electric field increases is clearly described in figure 2(b) . It can be observed that at low longitudinal fields and for the thinner silicon layers, the PSP is close to zero. This fact is coherent with a greater separation between primed and non-primed subband sets due to the high confinement degree of the electron gas. This separation makes almost all the electrons to stay in the lower energy subbands (non-primed subbands) and also makes the PSP very small at low longitudinal fields. Hence, taking into consideration that the conduction effective mass of electrons in non-primed subbands is lower, higher velocity values are expected. This statement is confirmed in figure 2(a) for the lowest longitudinal electric fields. However, as the longitudinal electric field is increased, the distribution of mobile charge found at low longitudinal fields changes and the PSP tends to be similar in all cases (around 70% at the highest longitudinal fields, see figure 2(b) ). The direct consequence of this behaviour is that the increase rate of the population of primed subbands for the thinner silicon layers is much higher as the longitudinal field rises and therefore the corresponding decrease rate in the conduction effective mass is also higher. Taking this fact into account, the crossing over of the velocity curves at 5 × 10 4 V cm −1 shown in figure 2(a) makes sense considering the conduction effective mass evolution of the electron population as the longitudinal field rises for the different silicon layer thicknesses. In order to clarify this issue we have plotted the electron energy corresponding to figure 2(a) (see figure 3) where a related behaviour is observed. The energy curve that shows the highest values (at low longitudinal fields) corresponds to the thinnest silicon layer. This is, by all means, counter-intuitive from the scattering computation viewpoint since thinner silicon layers imply higher phonon scattering rates (due to the enhancement of the confinement of the electron gas); however, the lower conduction effective mass corresponds to this case where PSP is lower, and therefore, the gain in kinetic energy is greater for the same longitudinal electric field.
At this point, it is important to highlight that at high longitudinal electric fields the PSP for all the silicon thicknesses tends to be the same ( figure 2(b) ), therefore, the conduction effective mass is similar. This behaviour is very different to what we obtained at low longitudinal electric fields when we dealt with the mobility behaviour in these devices. Hence, the differences observed at high longitudinal fields should be linked exclusively to the phonon and surface roughness scattering processes.
Dependence on the surface roughness.
In order to shed some light on the influence of surface roughness scattering mechanisms on the high longitudinal field transport regime and on the saturation velocity, we have carried out the simulations sketched in figure 4 . It can be observed that the behaviour of the electron velocity curves is similar to the one previously explained accounting only for phonon scattering. However, quantitatively speaking, there are significant differences, i.e. the saturation velocity dependence on the silicon layer thickness is stronger. The introduction of surface roughness scattering mechanisms makes the distribution of the mobile charge in the subbands (figure 4) different with respect to figure 2. Therefore, a difference in the electron velocity and energy curves is coherently expected, and, as can be seen, the crossing over of the velocity curves at low longitudinal fields does not take place. Figure 4 shows that the influence of surface roughness scattering mechanisms on the value of the saturation velocity is obvious, and that is why we have emphasized on this issue. The electron velocity curves for SGSOI MOSFETS with a 2 nm thick silicon layer have been calculated in figure 5 for different delta parameter ( ) values representing the abrupt variations of the oxide-semiconductor surface according to the model developed in [12] . It can be observed that the rougher the surface, the lower the saturation velocity, and in general, the lower the velocity value for all the longitudinal field range. Nevertheless, taking into account that the charge in thinner devices is placed very close to the oxide-semiconductor interfaces, it is necessary to compare it with a thicker siliconlayer device in order to see how strong is the influence of surface roughness on the saturation velocity in this case. The data are presented in figure 6 , where, as can be observed, the influence of surface roughness on the saturation velocity is much lower. It is also worth stressing again that the saturation velocity for the device with the thicker silicon layer is higher, as noted previously. These results make clear that an improvement in the technological processes involved in oxidesemiconductor interface fabrication is essential not only for the sake of a low field mobility increase but also for a saturation velocity enhancement.
DGSOI MOSFETs
Finally, we include simulations for double-gate SOI devices. The silicon slabs considered were intrinsic and the structure chosen was a symmetric double-gate device with 1 nm thick oxides. It can be observed ( figure 7(a) ) that the velocity curves for several silicon slab thicknesses look different. The corresponding saturation velocities show a similar behaviour to what could be seen in SGMOSFETs, i.e. the thinner the silicon layer, the lower the saturation velocity. In this case, a greater separation of the velocity curves can be seen in comparison to SGMOSFETs, see figure 4 . This result is connected with the different subband distributions found in SG and DG devices. The evolution of the total electron population in primed subbands versus longitudinal electric field is plotted in figure 7 (b).
Conclusions
The high field transport regime of state-of-the-art SGSOI and DGSOI MOSFETs has been studied by means of a Monte Carlo simulator. The dependence of high longitudinal electric field velocity curves and the saturation velocity on the effective field, the silicon layer thickness and the oxidesemiconductor surface roughness have been investigated. It has been shown that the saturation velocity of these devices decreases as the effective field increases, it also decreases as the silicon layer thickness gets thinner. Finally, we have also made it clear that the saturation velocity decreases as the oxide-semiconductor interface gets rougher, therefore, an improvement of the processes involved in the oxidesemiconductor interface fabrication is essential not only for the sake of a low-field mobility increase but also for a highfield saturation velocity enhancement.
